IEC-60191-6 Mechanical standardization of semiconductor devices - Part 6: General rules for the preparation of outline drawings of surface mounted semiconductor device packages

IEC-60191-6 - EDITION 3.0 - CURRENT
Show Complete Document History

Document Center Inc. is an authorized dealer of IEC standards.
The following bibliographic material is provided to assist you with your purchasing decision:


IEC 60191-6:2009 gives general rules for the preparation of outline drawings of surface-mounted semiconductor devices. It supplements IEC 60191-1 and IEC 60191-3. It covers all surface-mounted devices discrete semiconductors with lead count of greater or equal to 8, as well as integrated circuits classified as form E in Clause 3 of IEC 60191-4. This third edition of IEC 60191-6 cancels and replaces the second edition, published in 2004 and constitutes a technical revision. This edition includes the following significant changes with respect to the previous edition:
a) scope is modified to cover all surface-mounted devices discrete semiconductors with lead count of greater or equal to 8;
b) editorial modifications on several pages; and
c) technical revision to ball grid array package (BGA) especially its geometrical drawing format. (two types of BGA would unify as one type as a result of revising drawing format.
ORDER

Price:

$293.91        


Want this as a site license?

To find similar documents by classification:

31.080.01 (Semiconductor devices in general)

This document comes with our free Notification Service, good for the life of the document.

This document is available in either Paper or PDF format.

Document Number

IEC 60191-6 Ed. 3.0 b:2009

Revision Level

EDITION 3.0

Status

Current

Publication Date

Nov. 1, 2009

Committee Number

47D